



De-Embedding Method Using EM Simulator for Device Characterization




*Takuichi Hirano^{*1} Jiro Hirokawa^{*1} Makoto Ando^{*1} (*¹Tokyo Inst. of Tech.)
 Hiroshi Nakano^{*2} Yasutake Hirachi^{*2} (*² AMMSys. Inc.) **AMMSys.**

Background

Wireless Terminal




FET is a leading part.
High accuracy
characterization is necessary



Monolithic Microwave Integrated Circuit (MMIC)

Test Element Group (TEG)

For public use of MM-wave




RF Si CMOS in MM-wave
Characterization of FET
Very difficult




周波数
 さらに高くなると




ミリ波、テラヘルツ波
 赤外線、光、紫外線、
 X線、ガンマ線

Vector Network Analyzer (VNA)



De-embedding (Remove the effect of the parasitic circuit, and extract that of the FET.)



	Conv. method	
Approx.	<p>Equiv. Circuit</p> <p>↓</p> <p>☀ Is the topology enough? (?)</p>	<p>Real Model</p>  <p>Equiv. Circuit</p>  <p>Is this approx. valid?</p>
Ambiguity	<p>Experiment</p> <p>☀ Are open/short pattern accurate? (?)</p>	
Generality	<p>☀ Every time when TEG pattern is changed, we are worry about the methodology. (?)</p>	<p>Used to remove parasitic circuit in the equiv. circuit model.</p> <p>Are there really open and short?</p> <p style="text-align: center;">$I = 0 \quad V = 0$</p>

- (i) Calibrate VNA, and measure 2-port DUT S-parameters.
- (ii) Analyze 4-port S-parameters of parasitic circuit using EM simulator.
- (iii) Convert the S-parameters of the parasitic circuit into hybrid A-parameters, in which Port3 and 4 are treated as lumped parameters. New
- (iv) Extract 2-port parameters of the lumped element by matrix algebra.


De-embedding method using EM simulator

c.f.) S. Bousnina et al., IEEE Trans. MTT, vol.50, no.2, pp.420-424, Feb. 2002.


(i) Measure by VNA

(ii) Analyze by EM simulator

(iv) Extract by matrix algebra



Conceptual Flow of the Proposed Method




c.f.) S. Bousnina et al., IEEE Trans. MTT, vol.50, no.2, pp.420-424, Feb. 2002.

Step (iv): Extraction of FET parameter

by Matrix Algebra

Measured by VNA

Analyzed by EM simulator



Step (iv)

Step (iii)

$$\begin{bmatrix} b_1 \\ b_2 \\ V_3 \\ V_4 \end{bmatrix} = \begin{bmatrix} A_{11} & A_{12} & A_{13} & A_{14} \\ A_{21} & A_{22} & A_{23} & A_{24} \\ A_{31} & A_{32} & A_{33} & A_{34} \\ A_{41} & A_{42} & A_{43} & A_{44} \end{bmatrix} \begin{bmatrix} a_1 \\ a_2 \\ I_3 \\ I_4 \end{bmatrix} = \begin{bmatrix} A_{\{11\}} & A_{\{12\}} \\ A_{\{21\}} & A_{\{22\}} \end{bmatrix} \begin{bmatrix} a_1 \\ a_2 \\ I_3 \\ I_4 \end{bmatrix} = A \begin{bmatrix} a_1 \\ a_2 \\ I_3 \\ I_4 \end{bmatrix}$$


$$\begin{cases} A_{\{11\}} = S_{\{11\}} + S_{\{12\}}(I - S_{\{22\}})^{-1}S_{\{21\}} \\ A_{\{12\}} = \frac{S_{\{12\}}[(I - S_{\{22\}})^{-1}(I + S_{\{22\}}) + I] \text{diag}(\sqrt{Z_3}, \sqrt{Z_4})}{2} \\ A_{\{21\}} = 2 \text{diag}(\sqrt{Z_3}, \sqrt{Z_4})(I - S_{\{22\}})^{-1}S_{\{21\}} \\ A_{\{22\}} = \text{diag}(\sqrt{Z_3}, \sqrt{Z_4})(I - S_{\{22\}})^{-1}(I + S_{\{22\}}) \text{diag}(\sqrt{Z_3}, \sqrt{Z_4}) \end{cases}$$

External ports are expressed by S-parameters while inner ports are expressed by Z and/or Y parameters.
 ⇒ Characteristic impedances of external ports are not necessary.

$$Z^{(DEV)} = -A_{\{21\}} (S^{(DUT)} - A_{\{11\}})^{-1} A_{\{12\}} - A_{\{22\}}$$



Conceptual Flow of the Conventional Method

Review



c.f.) M.C.A.M. Koolen et al., Proc. IEEE, Bipolar/BiCMOS Circuits and Tech. Meeting, pp.188-191, Sept. 1991.

Numerical Simulation of De-embedding Method



(c) Numerical simulation of deembedding

✿ Accuracy of the proposed method is higher than the conventional method

Summary (1/2)

	Conv. method	Proposed method
Approx.	<p>Equiv. Circuit</p> <p>↓</p> <p>☀ Is the topology enough? (?)</p> <p>✗</p>	<p>EM simulator</p> <p>↓</p> <p>☀ TEG structure and mutual are considered completely!</p> <p>○</p> <p><i>General, High accuracy</i></p>
Ambiguity	<p>Experiment</p> <p>☀ Are open/short pattern accurate? (?)</p> <p>✗</p>	<p>EM simulator</p> <p>☀ Is EM simulator accurate?</p> <p>☀ Is fabricated TEG structure and material parameters accurate?</p> <p>⇒ Confirmed by open/short-TEG</p> <p>○</p>
Generality	<p>☀ Every time when TEG pattern is changed, we are worry about the methodology. (?)</p> <p>✗</p>	<p>☀ Arbitrary-shaped TEG can be treated.</p> <p>☀ Extension to N-port problem is easy.</p> <p>EMC, Inter-chip interference problem etc.</p> <p>○</p>

Conclusions (2/2)

Proposed method

- ☀ Proposed de-embedding method using EM simulator.
- ☀ 4-port S-parameters of the parasitic circuit is analyzed by the EM simulator (without equivalent circuit approx.).
- ☀ External ports are expressed by S-parameters while inner ports are expressed by Z and/or Y parameters.

Results

- ☀ Generality is high.
- ☀ Accuracy is higher than the conventional method.
- ☀ Primary error factor of the conventional method is identified to be approximation of parasitic circuit by the equivalent circuit.
- ☀ Applicable to lossy substrate.

Future tasks

- ☀ Experimental verification.
- ☀ Extension to N-port problem, EMC, inter-chip interference and so on.

