De-Embedding Method Using EM Simulator for Device Characterization



*Takuichi Hirano^{*1} Jiro Hirokawa^{*1} Makoto Ando^{*1} (^{*1}Tokyo Inst. of Tech.) Hiroshi Nakano^{*2} Yasutake Hirachi^{*2} (^{*2} AMMSys. Inc.) AMMSys.





Background





July 3, 2008

Conventional Method and Its Problem $^{\rm No.\,4}$

	Conv. method	Equiv. Circuit
Approx.	Equiv. Circuit	$ \begin{array}{c} \textbf{Kear Ivioler} \\ \textbf{Gase Dean } \\ Ga$
	Experiment	Is this approx. valid?
Ambiguity	Are open/short pattern accurate? (?)	OPEN SHORT
Generality	Every time when TEG pattern is changed, we are worry about the methodology. (?)	Used to remove parasitic circuit in the equiv. circuit model. Are there really open and short? I = 0 $V = 0$
TOKYO TIECH Pursuing Excellence TOKYO INSTITUTE OF TECHNOLOGY AMMSys.		S.

July 3, 2008

Procedure of the Proposed Method No. 5



Conceptual Flow of the Proposed Method^{No. 6}



c.f.) S. Bousnina et al., IEEE Trans. MTT, vol.50, no.2, pp.420-424, Feb. 2002.



TOKYO INSTITUTE OF TECHNOLOGY

TOK

Pursuina Excellence

AMMSys.

July 3, 2008

Step (iv): Extraction of FET parameter^{No. 7}



Conceptual Flow of the Conventional Method^{No. 8}



Numerical Simulation of De-embedding Method^{No. 9}



*Accuracy of the proposed method is higher than the conventional method



TOKYO INSTITUTE OF TECHNOLOGY

AMMSys.



Summary (1/2)

	Conv.	Proposed
	method	method
Approx.	Equiv. Circuit	EM simulator General, High accuracy TEG structure and mutual are considered completely!
	Experiment	EM simulator
Ambiguity	Are open/short pattern accurate? (?)	 ♦Is EM simulator accurate? ♦Is fabricated TEG structure and material parameters accurate? ➡ Confirmed by open/short-TEG
Generality	Every time when TEG pattern is changed, we are worry about the methodology. (?)	 Arbitrary-shaped TEG can be treated. Extension to N-port problem is easy. EMC, Inter-chip interference problem etc.
	токуо INSTITUTE OF TECHNOLOGY	ISys.

Conclusions (2/2)

Proposed method

Proposed de-embedding method using EM simulator.

#4-port S-parameters of the parasitic circuit is analyzed by the EM simulator (without equivalent circuit approx.).

External ports are expressed by S-parameters

while inner ports are expressed by Z and/or Y parameters.

Results

Generality is high.

Accuracy is higher than the conventional method.

TOKYO INSTITUTE OF TECHNOLOGY

Primary error factor of the conventional method is identified to be

approximation of parasitic circuit by the equivalent circuit.

Applicable to lossy substrate.

Future tasks

Experimental verification.

Extension to N-port problem, EMC, inter-chip interference and so on.

AMMSys.



